


Figure 1: Synthesis flow.



grammar (b) A sample code snippet (c) Abridged syntax tree for the code Figure 2: Abstract Syntax Tree: (a) The hierarchy captured by the formal snippet.

Time to add

: 10ns Execution time = Number of States X Clock Period

Unlevelized state 1: clock period determined a = b * c * d;by the longest state state 2: j = j + a;j = j + a ;state 3: i = i + 1;i = i + 1;Execution time = $3 \times 30 = 90$ ns Levelized state 1: longest state reduced t1 = b * c;by levelization state 2: t2 <= t1 * d; t2 = t1 * d;state 3: $j \iff j + t2;$ j = j + t2;state 4: i + 1; i = 1 + 1;Execution time = $4 \times 15 = 60 \text{ns}$ Time to multiply: 15ns

Figure 3: Levelization improves clock period.

next_state <= state 2 when state $1 \Rightarrow a <= 1$;

next_state <= state 3 when state $2 \Rightarrow b \leq 1$;

when state $3 \Rightarrow c \leq a + b$;

next_state <= state 4

when state 4 = c < c < c < 1;

Figure 4: (a) Simple MATLAB statements. (b) State machine that steps through the statements sequentially. when state $1 \Rightarrow if(x)$ then

next_state <= state 2;

else

a = b + 1;

else

a = b - 2;

c = a + 1

end;

next_state <= state 3;

when state $2 \Rightarrow a <= b + 1$;

next_state <= state 4;

when state $3 \Rightarrow a <= b - 2$; next_state <= state 4;

when state 4 =>

c < = a + 1;

(p)

Figure 5: (a) Conditional MATLAB code (b) State machine for Conditional Code. when state $1 \Rightarrow i <= 1$; next_state <= state 2; when state $2 \Rightarrow if(i \le 256)$ then next_state <= state 3;

for i = 1:256

a = a + i;

end;

else

next_state <= state 5; endif;

when state $3 \Rightarrow a <= a + i$; next_state <= state 4

when state 4 = i < i + 1;

next_state \leq state 2;

when state 5 => [next statement after loop]

 $(a) \qquad (b)$

Figure 6: (a) A MATLAB for loop (b) State machine for for loop.




Figure 7: State machine representation of a function call in MATLAB

```
a[i+1]=b+c;
 Levelization
                              when state 1 \Rightarrow t1 \leq b + c;
                                            next_state <= state 2;
                              when state 2 => t2 <= i + 1;
t1 = b + c ;
                                            next_state <= state 3;
t2 = i + 1;
                              when state 3 => mem_request <= '0';
a[t2] = t1;
                                             mem_write_enable <= '0';
                                             next_state <= state 4;
                              when state 4 \Rightarrow mem_address \le Base_a + t2;
                                             mem_data_out <= t1;
                                             next_state <= state 5;</pre>
                              when state 5 \Rightarrow if(mem\_grant = '0') then
                                                next_state <= state 6;
                                             else
                                                next_state <= state 4;
                                             endif;
    (a)
                                                (b)
```

Figure 8: (a) Array statement in MATLAB and its levelization (b) VHDL corresponding to the MATLAB code. The signals <code>mem_request, mem_data_out, mem_grant, mem_write_enable</code> and their particular states and assignments are specified in an external file read by the compiler. <code>Base_a</code> is a constant denoting the starting address of the array <code>a</code> in memory.




Figure 9: FSM Representation of a code section

```
architecture ...
Algorithm 1
   process ...
          if reset = '1' then
          elsif rising_edge(clock)
                 case control is
                        when state1 \Rightarrow i := 1;
                               control \Leftarrow state2;
                        when state2 \Rightarrow if (i < 4) then
                               ....
else
                               endif;
                         when state3 \Rightarrow
                               t := a(i);
                               control ← state4;
                        when state4 \Rightarrow
                               b := b + t;
                               control \Leftarrow state5;
                         when state5 \Rightarrow
                               i := i + 1;
                               control \Leftarrow state2;
```

Figure 10: VHDL code generated for the above FSM

over manual design or design at a low level of algorithm description (e.g., directly in VHDL).




Figure 11: Representation of Real Variables




Figure 12: Example showing loop unrolled for Memory Packing





Figure 13: Overall framework for pipelining optimizations



Loop Statement

```
if ( i )
a[i] = a[i] + 1;
x = a[i + 1] - 4;
end;
a[i] = a[i] + Body
```

Conditional Statement

Figure 14: Illustration of Terms used in pipelining framework





Figure 15: Illustration of Construction of nodes from MATLAB statements



S

s2

83

S,

S4

98

88

s₇

Figure 16: Example of node construction for array access statements




Figure 17: An illustration of pipeline method

Figure 18: Construction of pipeline schedule from loop body schedule

```
Loop Body Schedule
 s1
       x = i + 1 ;
       y = i * 2 ,
 s2
 s3
       k = x + 3 ,
       Pipeline Schedule
        Copy 0
                       Copy 1
        x = i + 1; \bigwedge x live range
 s1
                                      Copy 2
 s2
        y = i * 2 ;
                      x = i + 1; x live range
        k = x + 3; \forall y = 1 * 2;
                                     x = i + 1; x hve range
 s3
 s4
                       k = x + 3; \psi y = i * 2;
 s5
                                       k = x + 3 ; 
       Pipeline Schedule with Overlapping Live Scalars Renamed
          Copy 0
s1
       case mod_var is
           when 0 : x0 = i + 1;
           when 1: x1 = 1 + 1,
           when 2 : x^2 = i + 1;
       end case;
                                         Copy 1
                                       case mod_var is
       y = 1 * 2 ;
                                          when 0 : x1 = i + 1;
                                         when 1 : x2 = 1 + 1;
                                         when 2
                                                    x0 = 1 + 1,
                                                                        Copy 2
                                       end case;
s3
       case mod_var is
                                                                   case mod_var is
                                       y = 1 * 2 ;
           when 0 	 k = x0 + 3;
                                                                      when 0:
                                                                                 x2 = i + 1;
           when 1 : k = x1 + 3,
                                                                      when 1
                                                                                x0 = 1 + 1;
           when 2: k = x^2 + 3;
                                                                      when 2 . x1 = i + 1;
       end case,
                                                                   end case;
s4
                                       case mod_var is
                                          when 0 	 k = x1 + 3,
                                                                   y = 1 * 2 ;
                                          when 1. k = x2 + 3,
                                          when 2 \cdot k = x0 + 3,
                                       end case,
                                                                   case mod_var is
                                                                      when 0 k = x^2 + 3;
                                                                      when 1: k = x0 + 3,
                                                                      when 2 k = x1 + 3;
```

Figure 19: Renaming of scalars with live overlapping ranges in the pipeline schedule




Figure 20: VHDL Code generation Illustration